Curioustab

Home » Digital Electronics » Combinational Logic Circuits

For the device shown here, assume the D input is LOW, both S inputs are LOW, and the input is LOW. What is the status of the outputs?

All are HIGH.
All are LOW.
All but are LOW.
All but are HIGH.

Correct Answer: All but are HIGH.

← Previous Question Next Question→

More Questions from Combinational Logic Circuits

A logic probe is placed on the output of a gate and the display indicator is dim. A pulser is used on each of the input terminals, but the output indication does not change. What is wrong?
Which of the circuits in figure (a to d) is the sum-of-products implementation of figure (e)?
For the device shown here, let all D inputs be LOW, both S inputs be HIGH, and the input be LOW. What is the status of the Y output?
For the device shown here, let all D inputs be LOW, both S inputs be HIGH, and the input be HIGH. What is the status of the Y output?
How many 1-of-16 decoders are required for decoding a 7-bit binary number?
What is the indication of a short to ground in the output of a driving gate?
When adding an even parity bit to the code 110010, the result is ________.
The design concept of using building blocks of circuits in a PLD program is called a(n):
The carry propagation can be expressed as ________.
An encoder in which the highest and lowest value input digits are encoded simultaneously is known as a priority encoder.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion